## WHAT IS CLAIMED IS:

1. A controller that corrects erroneous data bytes that are stored in a sector
on a disk, wherein:
the controller performs a first attempt to correct erroneous data bytes that are
stored in a failed sector on the disk by decoding first level CRC and ECC bytes,
is the first attempt to correct the erroneous data bytes is unsuccessius, the
controller adds a long block membership (LBM) byte to the first level CRC and ECC bytes, the
LBM byte indicating whether the failed sector is part of a long block that includes a plurality of
sectors, the controller performs a second attempt to correct the erroneous data bytes by
decoding second level ECC bytes, and
if the second attempt to correct the data bytes is unsuccessful, the controller adds
the LBM byte to the first level CRC and ECC bytes again and performs a third attempt to correct
the LBM byte to the first level exce and the erroneous data bytes by decoding the second level ECC bytes to generate corrected data
bytes.
2. The controller according to claim 1 wherein the controller determines
whether an error pattern in the data bytes and the second level ECC bytes overlap by more than a
threshold value.
3. The controller according to claim 2 wherein the controller accepts the
corrected data bytes, if the error pattern and the data bytes overlap by more than the threshold
value and the third attempt to correct the erroneous data bytes is successful.
4. The controller according to claim 3 wherein the controller declares a hard
to the state of the erroneous data bytes is not successful.
The controller according to claim 3 wherein the controller declares a
miscorrection if the error pattern and the erroneous data bytes overlap by less than the threshold
3 value.
1 6. The controller according to claim 1 wherein the controller generates
2 syndromes for the second level ECC bytes.

1	7. The controller according to claim 6 wherein the controller decodes the
2	second level ECC bytes during the second attempt to correct the erroneous data bytes.
1 2	8. The controller according to claim 1 wherein the controller declares a miscorrection if the controller successfully corrects the erroneous data bytes during the second
3	attempt.
1	The controller according to claim 1 wherein the controller includes a
2	read/write transducer interface that transmits data signals to a disk assembly.
1	10. The controller according to claim 1 wherein the controller communicates
2	with a host system.
1 2 3 4 5 6 7 8 9 10	a controller that performs a first attempt to correct erroneous data bytes that are stored in a failed sector on a disk by decoding first level CRC and ECC bytes, performs a second attempt to correct the erroneous data bytes by decoding second level ECC bytes if the first attempt is unsuccessful, and performs a third attempt to correct the erroneous data bytes by decoding the second level ECC bytes if the second attempt is unsuccessful, wherein the controller adds a long block membership (LBM) byte to the first level CRC and ECC bytes if the first attempt is unsuccessful, and the controller adds the LBM byte to the first level CRC and ECC bytes again if the second attempt is unsuccessful, the LBM byte indicating whether the failed sector is part of a long block that
1 2	12. The disk drive system according to claim 11 wherein the controller determines whether an error pattern in the data bytes and the second level ECC bytes overlap by more than a threshold value.  13. The disk drive system according to claim 12 wherein the controller
	accepts the corrected data bytes, if the error of the err

The disk drive system according to claim 13 wherein the controller 14. 1 declares a hard error if the third attempt to correct the erroneous data bytes is not successful. 2 The disk drive system according to claim 13 wherein the controller 15. 1 declares a miscorrection if the error pattern and the data bytes overlap by less than the threshold 2 3 value. The disk drive system according to claim 11 wherein the controller 16. 1 generates syndromes for the second level ECC bytes. 2 The disk drive system according to claim 16 wherein the controller 17. 1 decodes the second level ECC bytes during the second attempt to correct the erroneous data 2 3 bytes. The disk drive system according to claim 11 wherein the controller 18. 1 declares a miscorrection if the controller successfully corrects the erroneous data bytes during 2 the second attempt. 3 The disk drive system according to claim 11 wherein the controller 19. 1 includes a ECC read processor. 2 The disk drive system according to claim 11 wherein the controller 20. 1 includes a formatter. 2